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Abstract. We propose to describe computations using QFPAbit, a language of
quantifier-free linear arithmetic on unbounded integers with bitvector operations.
Given a QFPAbit formula with input and output variables, we describe an algo-
rithm that generates an efficient linear-space function from a sequence of inputs
to a sequence of outputs, without the causality restriction of reactive synthesis.
The starting point for our method is a polynomial-time translation of QFPAbit
into sequential circuits that check the correctness of the input/output relation.
From such circuits, our synthesis algorithm produces solved circuits from inputs
to outputs that are no more than singly exponential in size of the original formula.
In addition to the general synthesis algorithm, we present techniques that ensure
that, for example, multiplication and division with large constants do not lead to
an exponential blowup, addressing a practical problem with a previous approach
that used the MONA tool to generate the specification automata.
1 Introduction
Automatically synthesizing systems from specifications is arguably an easy way to
obtain implementations, which are moreover correct by construction. The main topic
of this paper is the automated synthesis of a function over unbounded data domains,
whose specification is given as a relation between inputs and outputs. We investigated a
hardware-oriented approach, where the function is implemented as a chain of sequential
circuits. Our study builds on work in the area of synthesizing functions as determinis-
tic finite automata (DFA), which are a natural abstraction for sequential circuits. This
branch of research was founded by [5], but automata-based approaches have earlier
been essential in reactive synthesis [1,11,7]. We have also built a prototype implemen-
tation of our synthesis algorithm, which we applied to examples discussed in the paper.
The aim is to synthesize a function from tuples of input values to tuples of out-
put values. The specification is usually a logical formula stating a relation between the
inputs and outputs, or a finite automaton whose language is the set of pairs of corre-
sponding input-output tuples. In our case, the specification is a logical formula in the
language of quantifier free Presburger Arithmetic extended with bit-vector logical op-
erators (QFPAbit), a language that was introduced in [12] and whose expressive power
is equivalent to that of regular expressions.
As the first step in our synthesis algorithm, we translate the specification formula
into a specification circuit. A translation of QFPAbit formulas to alternating finite au-
tomata [2,3], was also presented by Schuele in [12]. Alternating finite automata (AFA)
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can be seen as another abstraction for sequential circuits, in a sense complementary to
DFA. In contrast with a representation as a DFA, the natural representation of a sequen-
tial circuit as an AFA does not require an exponential increase in size, but requires that
the input sequence is presented in the reversed order. Our translation of QFPAbit to
sequential circuits is different from that presented in [12] and optimized for easy im-
plementation. Since the decision problem of emptiness of the language of an AFA was
shown to be in PSPACE [6], Schuele’s translation from QFPAbit to AFA proves that
Satisfiability of QFPAbit is in this complexity class. To demonstrate that QFPAbit is
a suitable representation for sequential circuits, we also show how to translate an ar-
bitrary sequential circuit back to a QFPAbit formula (of polynomial size) defining the
same language. From this translation follows as our secondary result the fact that QF-
PAbit is also PSPACE-hard, because of the PSPACE-hardness of AFA-Emptiness. To
our knowledge, this is a new discovery.
Once the specification circuit is built, the basic idea of our synthesis algorithm
closely resembles the method described in [5]. Given the specification automaton, or
in our case a circuit, we simulate the exhaustive run of its projection onto the input vari-
ables. The result of this simulation is a sequence of sets of possible states in which the
specification circuit could be while reading the given sequence of values for the input
variables and any sequence of values for the output variables. This information can then
be used to trace back through the exhaustive run to find a concrete sequence of states
and output letters for the specification circuit ending in an accepting state.
Our main contribution are two optimizations concerning the size of the circuits pro-
duced. In a naive implementation, the size of the circuit simulating the exhaustive run
would be exponential both in the number of states of the specification circuit, because
its state may be any subset of the states of the specification circuit, and in the number
of output variables, because for every input letter we have to consider every possible
output letter.
Our first optimization is the observation that there may exist a subset of states of the
specification automaton such that transitions within this subset are in fact dependend
only on the inputs designated as inputs of the function. This part of the specification
circuit therefore does not have to undergo the exponential expansion mentioned before.
Since the authors of [5] rely on MONA [8] to build their specification circuits, this op-
timization was not accessible to them because of the explicit enumeration of states that
MONA uses. They point out as an exemplary problem that the occurrence of constants
in the specification formula leads to a specification automaton with a number of states
proportional to the value of the constant and subsequently to an exponential number
of states in the exhaustive-run automaton. Due to our optimization, we can avoid this
exponential expansion for specifications containing constants in certain contexts, made
specific in Section 4.
For example, the exhaustive-run circuit synthesized by our prototype implementa-
tion for the specification in = 2× out, encoding division by 2, needs 7 bits of memory
to store its state. The corresponding circuits for specifications in = 1024 × out and
in = 1048576 × out have only 19 and 30 state-bits respectively, which excludes a
proportional dependence on the size of the constant.
2
The second optimization is finding functional dependencies between the input vari-
ables and subsets of the output variables in the specification formula, which allows us
to express the resulting function as a composition of several functions with smaller out-
put tuples. In practice this means constructing a longer sequence of smaller circuits.
This serves to alleviate the effect of the exponential expansion in the number of out-
put variables for a favorable kind of specification formulas. We provide demonstrative
examples in Section 4
To summarize, the contributions of our work are the two optimizations of
the automata/circuit-aproach to functional synthesis, and establishing the PSPACE-
completeness of the Satisfiability problem of QFPAbit.
The next section contains our definitions of QFPAbit and sequential circuits, and
some preliminary results about them. Section 3 describes the reduction constructions
from QFPAbit to sequential circuits and vice-versa, proving PSPACE-hardness of
QFPAbit-Sat. Section 4 contains detailed description of the main part of our synthesis
algotithm along with the optimizations. Section 5 is a summarizing conclusion.
2 Preliminaries
All the languages mentioned from now on will be assumed to be over the alphabet
Σ = {0, 1}n unless otherwise stated. We consider only non-empty words.
2.1 Quantifier-Free Presburger Arithmetic with Bit-vector Logical Operators
Presburger Arithmetic with Bit-vector Logical Operators is the first order theory of
the integers with addition and bit-vector logical operations acting on the binary two’s
complement representation of the numbers.
Definition 1. Let V be a finite set of variables. With c ∈ Z and x ∈ V , the set of terms
of QFPAbit is defined by the following grammar.
T := c | x | T + T | cT | ¬¯T | T ∧¯T | T ∨¯T
The set of formulae of QFPAbit is defined by the following grammar.
F := T%T | ¬F | F ∧ F | F ∨ F | F → F | F ↔ F
where % ranges over the symbols =, 6=, <,≤, >,≥.
The assumed interpretation of this language is the set of integers Z with its usual equal-
ity and inequality relations and the usual addition operation. The bit-vector logical op-
erators are acting on the two’s complement encoding of numbers, which is defined as
follows.
〈xk, ...x0〉Z = −2kxk +Σk−1i=0 2ixi.
An important property of this encoding is that replicating the most significant bit does
not change the value. Therefore the representation of a number is not unique. This
justifies our definition of the bit-vector operators because for any two numbers we can
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always find encodings that have the same length. In the later text, whenever we refer to
the two’s complement encoding of a number, we mean its shortest possible encoding.
Another useful property of the two’s complement encoding is that it is easy to express
the negation of a number: −x = ¬¯x+ 1.
Given a QFPAbit formula F over the set of variables V = {x1, ...xn}, we say that
a valuation val : V → Z satisfies F if F interpreted with the above semantics and each
occurrence of a variable xi evaluated to val(xi) is a true statement.
We say that F is satisfiable if there exists a valuation that satisfies F .
Now we describe how we can use QFPAbit formulae to define languages over Σ.
Let F be a QFPAbit formula over the variables V = {x1, ...xn}. Let w ∈ Σ+ be a
word of length m. Denote w(j) the j-th letter of w (with the first letter denoted w(0)).
Since each w(j) is a vector of dimension n, let wi(j) denote the the i-th coordinate of
w(j). Define a valuation valw : V → Z by valw(xi) = 〈wi(m− 1), ...wi(0)〉Z. Thus,
in the matrix whose columns are the letters of w, the i-th row represents the encoding of
valw(xi) with the least significant bit coming first. The language defined by the formula
is L(F ) = {w ∈ Σ+|valw satisfies F}.
2.2 Sequential Circuits
Definition 2. A (combinational) boolean circuit with n inputs and l outputs is a finite
acyclic directed graph with exactly n vertices of in-degree zero and l vertices of out-
degree zero. We denote them v1, ...vn and o1, ...ol, respectively. All vertices of a non-
zero in-degree have a logical function assigned to them and are called gates. All vertices
of in-degree one represent a NOT-gate and vertices of greater in-degrees are either
AND- or OR-gates.
Given boolean values for the inputs, each gate can be evaluated in the natural way
according to the logical function it represents.
The values of the outputs of a boolean circuit as defined above depend only on the
present inputs and can be represented in a truth table. To obtain a more powerful com-
putational paradigm, we will be working with the following definition clocked sequen-
tial circuits, defined as follows. A sequential circuit is equivalent to a deterministic
finite automaton, but compactly represents the state space and the size of the transition
function.
Definition 3. A clocked sequential circuit (SC) (see Figure 1) consists of a combina-
tional boolean circuit C and a set of D-type flip-flops. The data input of each flip-flop
is connected to a unique output of C and the Q-output of each flip-flop is connected to
a unique input of C. Such a backward-connected output-input pair will be denoted as a
state variable. Inputs that do not receive their value from an output through a flip-flop
will be called input variables.
The circuit is assumed to work in clock pulses. In every clock pulse, it takes the
values of its inputs and computes the output values. Via the flip-flops these values are
routed back to the inputs for the use in the next clock cycle.
All the state variables are assumed to be provided with initial values stored in the
flip-flops before the first clock cycle. The input variables need to be provided values
from outside the system at every clock cycle.
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Fig. 2. Schemas of boolean combinations of circuits
Notice that a sequential circuit produces new output values at every clock cycle.
Usually we will be interested in the free outputs that do not represent state variables.
We will call these outputs output variables. A circuit with n input variables and m
output variables can thus be viewed as a machine that, given a word from ({0, 1}n)+,
produces a word of the same length in ({0, 1}m)+.
We can also use SCs to recognize languages.
Definition 4. Let C be a SC with one output variable o and n input variables. We say
that C accepts the word w ∈ Σ if the value of o in the last cycle is 1 when the circuit is
given w as input, one letter at each clock cycle.
The language of C is L(C) = {w ∈ Σ|C accepts w}.
Boolean operations on acceptor sequential circuits Standard finite state machine
operations can be efficiently performed on the sequential circuit representations. Given
a SC C with input variables v1, ...vn, state variables q1, ...qn and output o, and a SC C ′
that uses the same input variables v1, ...vn and has state variables q′1, ...q
′
n and output o
′,
we can construct circuits ¬C, C∧C ′, C∨C ′ as in Figure 2. It can easily be seen that 1)
L(¬C) = Σ+\L(C); 2) L(C ∧C ′) = L(C)∩L(C ′); 3) L(C ∨C ′) = L(C)∪L(C ′).
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3 The Translations Between QFPAbit and Sequential Circuits
3.1 Reduction from QFPAbit to Sequential Circuits
Since we have already shown how to construct boolean combinations of sequential
acceptor circuits, it is enough to find a set of basic QFPAbit formulae out of which
all QFPAbit formulae can be built using logical connectives, and then show how these
basic formulae can be translated to SCs.
Definition 5. We will call two QFPAbit formulae F1 and F2 equivalent, if the sets of
their variables are V1 and V2 respectively, and for any valuation val : V1 ∪ V2 → Z,
val satisfies F1 if and only if it satisfies F2.
If two formulae are equivalent in this sense then their language is the same.
Definition 6. Let w ∈ Σ+ with Σ = {0, 1}n as usually. Suppose
w =
w1(0)...
wn(0)

w1(1)...
wn(1)
 · · ·
w1(m)...
wn(m)

Let S ⊆ {1, ...n} be non-empty. We define the projection of w onto the coordinates S to
be the string wS = wS(0)...wS(m), where wS(i) is the column vector (wj(i))j∈S ∈
{0, 1}|S|. For a language L ⊂ Σ+, we define the projection of L onto the coordinates
S to be the language LS = {wS |w ∈ L}. Note that LS is a language over the alphabet
{0, 1}|S|.
Every QFPAbit formula is a boolean combination of atomic formulae of the form
T1%T2 where T1 and T2 are terms and % ∈ {=, 6=, <,≤, >,≥}. I will now show how
to transform any formula F into a new one where the atoms will be of a more restricted
form. The new formula will have more variables than F , but when projected onto the
variables occurring in F their languages will be the same. We apply the following se-
quence of transformations.
1. We replace all atomic relations by equalities and strict “less-than” inequalities using
the fact that T1 < T2 if and only if T1 + (−1)T2 < 0.
2. We remove all instances of multiplication by constants other than −1 and powers
of two by using the fact that any term of the form cT is equal to a sum of terms of
the form 2kT corresponding to c’s two’s complement encoding.
3. We remove all instances of multiplication by−1 by replacing every sub-term of the
form (−1)T by ¬¯T + 1.
4. We move all additions to separate conjuncts on the highest level of the formula by
replacing every occurence of T1 + T2 by a fresh variable s and adding conjuncts
s = x + y, x = T1 and y = T2 to the formula, where x and y are also fresh
variables.
5. We move all multiplications by a constant 2k (which are the only multiplications
now left in the formula) to conjuncts on the highest level of the formula by replacing
every occurence of 2kT by a fresh variable x and adding x = 2ky and y = T as
conjuncts to the formula, where y is another fresh variable.
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6. Finally, we replace every occurrence of an integer constant c inside a larger term by
a fresh variable yc and add a conjunct yc = c to the formula. We of course exclude
the constants 2k treated in the previous step.
Let us call the formula that we obtain G. It has size that is polynomial in the size of
F and and it consists only of atoms of the following five forms: (i) T < 0; (ii) T1 = T2;
(iii) y = c; (iv) x = 2kt; (v) s = x+ y, where x, y, s and t are variables, c is an integer
constant and T, T1, T2 are terms that contain exclusively variables and bit-vector logical
operators.
It is easy to construct SCs for atoms of each of these four forms and we will avoid
discussing the details of these constructions. The circuit functionality mostly boils down
to checking equality of two streams of binary values. The most complicated case is (iv),
where we have to compare a binary stream to a version of itself shifted by a constant
number of bits. Each of the sub-circuits for cases (i),(ii) and (v) has only a constant
number of state variables. In cases (iii) and (iv) the number of state variables is propor-
tional to the logarithm of the constant c and to k respectively.
We can compose the partial specification circuits by boolean operations to find a
SC for G. The number of input variables of the circuit will be the same as that of the
formula and the number of its state variables will be proportional to the formula’s size.
The projection of the language of the SC onto the coordinates corresponding to the
variables of F will be the same as the language of F . Hence we will then be able to use
the circuit to check, for example, the emptiness of the language of F (satisfiability of
F ).
In our prototype implementation of the algorithm, we have constructed the circuits
so that the inputs need to be presented in the order of most significant digit coming
first. This is a completely arbitrary choice and it is no more complicated to construct
the circuits the other way round, although some of the basic sub-circuits do have to be
different in that case.
3.2 Reduction from Sequential Circuits to QFPAbit
Let C be a sequential circuit with n input variables {v1, ...vn}, m state variables
{q1, ...qm} and output variables {o1, ...ol}. Let I : {q1, ...qm} → {0, 1} be the ini-
tial assignment of values to the state variables. We will construct a QFPAbit formula
with variables {v1, ...vn, q1, ...qm, o1, ...ol}, such that for every satisfying assignment,
the two’s complement encodings of the values of the variables will describe the evolu-
tion of the values of the corresponding variables in a run of C. Although the QFPAbit
variables have the same names as the variables of the circuit, it should be clear from the
context which ones do we mean.
We will refer to the values of the variables of the automaton in the k-th clock cycle
by q1(k), ...qm(k),v1(k), ...vn(k) and o1(k)...ol(k). In the cycle when the inputs are
q1(i), ...qm(i), v1(i), ...vn(i), the output variables will be o1(i), ...ol(i) and the outputs
corresponding to state variables at that cycle will be denoted q1(i + 1), ...qm(i + 1),
because they serve as inputs for the next cycle. We will start the numbering of clock
cycles from 0.
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By our definition, a Boolean circuit is a directed acyclic graph. Hence, every output
vertex is the root of a tree in which the direction of edges goes from children to par-
ents and whose leaves are input vertices. Every inner vertex of the tree is endowed
with a boolean logical function, and thus this tree can be interpreted as a proposi-
tional formula with the inputs of the circuit regarded as propositional variables. Let
δq1, ...δqm, δo1, ...δol denote these formulae for the outputs q1, ...qm, o1, ...ol respec-
tively.
Then for all j ∈ {1, ...,m},k ∈ {1, ..., l} and all i ∈ {0, ..., N − 1} where N is
the length of the input word, the run of C on that input word is characterized by the
following three equations:
qj(0) = I(qj); (1)
qj(i+ 1) = δqj(q1(i), ...qm(i), v1(i), ...vn(i)); (2)
ok(i) = δok(q1(i), ...qm(i), v1(i), ...vn(i)). (3)
We will now build a QFPAbit formula for which every satisfying evaluation is such
that the bit-sequences of the values it assigns to the variables conform to the above
conditions.
Let δ¯q1, ...δ¯qm, δ¯o1, ...δ¯ol be the QFPAbit terms obtained from δq1, ...δqm, δo1, ...δol
by replacing every logical connective by a bit-vector logical operator. Also, notice that
since we chose to interpret the numbers treated by the automaton as being presented
with the most significant digit coming first, qj is negative if and only if I(qj) = 1. Now
letting ψ(qj) be qj < 0 or qj ≥ 0 if I(qj) = 1 or I(qj) = 0 respectively, the following
formula can be used to describe the evolution of the digits of qj :
((1∨¯2qj = δ¯qj) ∨ (2qj = δ¯qj)) ∧ ψ(qi)
The justification is as follows. Multiplication by 2 induces a shift to the left of the
two’s complement encoding of a number. Hence the equality 2qj = δ¯qj establishes that
every bit of δqj is equal to the next bit of qj , apart from the least significant bit that
has to be 0, since 2qj is an even number. Taking a bitwise disjunction of a number with
1 forces the least significant bit to be 1 and preserves all other bits. Since the three
conditions above do not put any restriction on the last bit of δqj , we use a disjunction of
both the possibilities. Adding the conjunct ψ(qj) ensures that the most significant digit
of qj has the value I(qj). This ensures that equations 1 and 2 are satisfied.
Similarly, the formula oj = δ¯oj asserts that the binary encoding of oj corresponds
to its values in the run of C on the given input as described by equation 3. Therefore we
take the formula
F ≡
 m∧
j=1
((1∨¯2qj = δ¯qj) ∨ (2qj = δ¯qj)) ∧ ψ(qi)
 ∧
 l∧
j=1
oj = δ¯oj

as a description of the circuit C. For any given satisfying valuation of F , the bit-
sequences corresponding to two’s complement encodings of q1, ...qm and o1...ol de-
scribe the evolution of the values of those variables throughout the run of C on the
input word given by the two’s complement encodings of v1, ...vn.
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Now suppose that C has only one output o, so that it is an acceptor circuit defining a
language, and consider the formula F ′ ≡ F ∧(o∧¯1) 6= 0). The clause (o∧¯1) 6= 0 is true
if and only if the least significant digit of o is one. Suppose that C accepts a word w.
This means that the output of C when it reads the last letter of w is one. It follows from
the above discussion that this happens if and only if there exists a satisfying valuation
val of F such that to v1, ..., vn val assigns the values specified by w, and to the other
variables of F it assigns values corresponding to the evolution of state variables and the
output variable of C. Notice that this valuation is also unique. Hence, the language of
F is the same as the language of C. It follows as a corrollary that the language of C is
non-empty if and only if F ′ is satisfiable.
To summarize, we have described language-preserving polynomial-size translations
between QFPAbit and sequential circuits going both ways. For every QFPAbit formula
we can construct a sequential circuit recognizing the same language. For every sequen-
tial circuit we can construct a QFPAbit formula that contains variables representing
inputs, outputs and state variables of the circuit, and it is satisfied only by valuations
that assign these variables values whose binary encoding describes the evolution of the
circuit’s variables during a run. If the circuit has only one output then it is an accep-
tor circuit and in this case we can construct a QFPAbit formula that defines the same
language.
4 Transducer Construction
Given a specification written as a QFPAbit formula, we have shown how to build a
specification circuit of a size linear in the size of the formula. Provided that the variables
of the formula, and thus the inputs of the automaton are partitioned into two groups, i¯
and o¯, interpreted as the inputs and the outputs of the synthesized function, we will
now show how to construct a set of circuits that will work as a transducer, i.e. given
a word from the “¯i-projection” of the language, produce an output word from the “o¯-
projection” of the language such that together they satisfy the specification, if such an
output word exists. The structure of our algorithm is similar to the one presented in [5].
Our use of the word “transducer” does not refer to the traditional notion of Finite State
Transducers, but to a more complicated machine with the following main features. Our
transducer reads the whole input twice. The first time from the beginning to the end to
generate the exhaustive run of the projection of the specification circuit onto the input
variables, and the second time backwards, determining concrete states and output letters
within the exhaustive run. In the meantime it uses a potentially unbounded amount
of memory of size proportional to the length of the input. This is a more expressive
paradigm, allowing for functions for which it is not possible to determine the output
before reading the whole input.
In contrast to [5], we will be using sequential circuits instead of automata. This more
concrete implementation allows us to perform an optimization that will ensure that the
presence of large integer constants in the formula does not necessarily cause a blow-up
in the size of the transducer proportional to the value of that constant, as was the case
with the previous approach. Moreover, even if a state-space expansion does occur, the
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size of our circuits is guaranteed to be singly-exponential in the size of the specification
formula. No such bound on the size of the automata was provided in [5].
In Section 4.2 we study a second optimization technique. How to exploit the cir-
cumstance when the specification formula is a conjunction of sub-formulas to build the
transducer as a linear composition of smaller transducers for the conjuncts.
Definition 7. Given a (non-)deterministic automaton A = (ΣV , Q, init, F, T ) over
variables V and a set I ⊂ V , the projection of A to I , denoted by AI , is the non-
deterministic automaton (ΣI , Q, init, F, TI) with TI = {(q, σI , q′) ∈ Q × ΣI ×
Q|∃σ ∈ ΣV .(q, σ, q′) ∈ T ∧ σI = σI}.
Since it is natural to view a sequential circuit as a DFA, we also allow ourselves to talk
about projections of sequential circuits.
Definition 8. The exhaustive run ρ of an automaton A = (Σ,Q, init, F, T ) on a word
w ∈ Σ∗ is a sequence of sets of states S1, ...S|w|+1 such that (i) S1 = init and (ii) for
all 1 ≤ |w|, Si+1 = {q′ ∈ Q|∃q ∈ Si.(q, wi, q′) ∈ T}.
Suppose the specification circuit is a sequential circuit C with input variables i¯, o¯,
state variables q¯ and one output variable determining the acceptance. This corresponds
to the schema of Figure 1, only the input variables v¯ of the circuit are partitioned into
i¯ and o¯. Here by each of i¯, o¯ and q¯ we actually mean vectors of variables wide n, l and
m bits respectively. Therefore C has 2m possible states and there are 2l possible letters
in the “output-alphabet”. I will also be using i¯, o¯ and q¯ to denote the sets of individual
variables comprising each of the vectors.
We now partition the state variables as follows. We let s¯ be the largest set of state
variables such that the value of each of them in the (N + 1)-st clock cycle depends
only on the on the values of i¯ and the state variables inside s¯ in the N -th clock cycle. In
particular, they do not depend on the values of o¯. We denote all the other state variables
as r¯ and we will assume that r¯ is a vector of width m1 and s¯ is of width m2. Notice that
either of m1, and m2 may be 0 and m1 +m2 = m.
The set s¯ can be determined by exploring the graph of dependencies amongst the
variables of q¯ and o¯. We can determine whether a formula ϕ(x), for example one defin-
ing the value of a qj in the next clock cycle, depends on a variable x, which it contains,
by using a SAT-solver to check whether the formula ϕ(true)↔ ϕ(false) is valid.
We will now describe the operation of our transducer, which consists of three cir-
cuits that we call C ′, φ and τ . Circuit φ is a combinatorial circuit and the other two
are sequential. We chose these names because their roles are analogous to those of the
deterministic automaton A′ and functions φ and τ in [5]. Our specification circuit C
fulfills the responsibility of the specification automaton A used in [5].
C ′ performs two tasks. First, it runs the part of C that computes the sequence of
values of s¯ as C consumes i¯ - remember, s¯ depend on o¯. In parallel with this, C ′ also
simulates the exhaustive run of the projection ofC onto the input variables i¯. So running
C ′ with the sequence of values for i¯ as input will generate a sequence of values for s¯
together with a sequence of sets of possible values for the rest of the state variables,
which are r¯. We will store this trace in a memory from which it can later be read in the
reversed order.
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This separation of sets s¯ and r¯ is one of the main improvements in our approach
over previous work. It takes advantage of the simple idea that when projecting a deter-
ministic automaton onto a subset of its input variables, it is possible that the transitions
within a subset of the states of the automaton remain deterministic even with the re-
stricted alphabet, and hence that part of the automaton does not need to undergo an
exponential expansion due to the projection. This optimization applies in particular in
the case when the specification formula contains division of a term that is completely
determined by i¯-variables by a power of 2. An intuitive explanation is the following.
The specification circuit for the formula x = 2kt verifies whether the encoding of x is a
copy of the encoding of t shifted to the left by k bits. Therefore it needs k state variables
to remember the past k bits of x. The values of these k state variables are independent
of t and hence if x is an i¯-variable, which means that we are performing division, then
these k state variables will belong to s¯ and they will not participate in the state-space ex-
plosion of C ′. On the other hand, this optimization does not apply if x is an o¯-variable,
i.e. when we are performing multiplication. Notice that this is a consequence of our
arbitrary choice that the numbers will be presented to the circuits starting with the most
significant bit. If we were reading the encoding of the numbers in the reverse order, we
would have to be storing k bits of t and it would be multiplication rather than division
that does not cause state-space explosion. In fact, in the next section we will present
another optimization often allowing us to avoid building a transducer for this kind of
multiplication sub-formulas altogether, and loading efficient pre-constructed instances
from a library.
The purpose of φ is to find inside the last set of possible states for r¯ one which is,
combined with the last stored value of s¯, an accepting state of C.
Eventually, we run τ , which reconstructs a whole accepting run of C, by tracing
backwards through the stored exhaustive run of its projection onto the input variable
set i¯, using the accepting state determined by φ as a starting point. This means that τ
identifies one particular state (i.e. values for r¯) out of the stored set of possible states
produced by C ′ and also an appropriate o¯ letter for each clock cycle, so that the whole
sequence of combined r¯-states and s¯-states together with i¯ input letters and o¯ input
letters forms a valid accepting run of C. The constructed sequence of o¯ letters is the
final output of the transducer.
4.1 Implementation of C′, φ and τ as Circuits
For C ′, consider the circuit in the figure in Appendix A, which has state variables
R1, ...R2m1 and s¯, and no outputs.
The sub-circuits C1 and C2 represent the sub-circuits of C for computing r¯ and s¯
respectively. We let Ci¯ be the projection automaton obtained from C1 by projecting it
onto the i¯-variables. Notice that the only inputs to C2 are already i¯, so we do not need
to project C2. The intended meaning of the state variables R1, ...R2m1 of C ′ is that Ri
is set to true if and only if at that point the non-deterministic automaton Ci¯ could be in
the state corresponding to i. Since there are exactly 2m1 possible states of Ci¯, we can
make some arbitrary assignment of the possible states of Ci¯ to the Ri’s. Initially, A′ is
in a state where all variables Ri are 0 except for one, corresponding to the initial state
of Ci¯. The initial value of s¯ is also determined by the given initial state of C.
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The r¯i and o¯j denoted in italics represent constant bit-vectors given as input to each
of the 2ml copies of C1. The indexes are assigned so that r¯j is the assignment of state
variables of Ci¯ corresponding to the state which is represented by Rj . Hence each of
the C2-subcircuits produces an outcome r¯-state for a given combination of a previous
state and values for the o¯-variables.
Each of the AND-gates with an Rk inscription is understood to have negations at
an appropriate combination of its inputs, so that it returns true if and only if its input r¯
represents the r¯-state corresponding to Rk and also the incoming signal from the state
variable Rj is true. This last condition has the effect of considering the output only of
those sub-circuits for which the input state r¯j is actually one of the possible states in
the exhausting run of Ci¯ at the moment. Notice that for each sub-circuit C1, at most one
from the corresponding set of AND-gates below it returns a 1.
The last layer of ordinary OR-gates just has the effect that if any of the possible
combinations of an active previous state and an o¯-letter produces the state corresponding
to Rk then Rk is set to one in the next cycle. The main idea of this circuit is that for
every state of C that is possible at the present clock cycle, it tries every possible o¯-letter
to produce the set of all possible states in the next clock cycle.
Now, as was mentioned before, assume that the sequence of states this circuit un-
dergoes while reading an input word is saved in a memory from where it can readily
be read in a reversed order. Recall that φ is supposed to find an accepting state of C
amongst the possible states encoded in the last state of C ′ - that is, in the combination
of the “exhaustive state” of Ci¯ encoded by R1, ...R2m1 and the deterministic part of the
state, s¯. A slight divergence between deterministic automata used in [5] and our variant
of sequential circuits is that whether the circuit accepts depends not only on the current
value of its state variables but also on the value of all its inputs - the circuit accepts sim-
ply when it outputs a 1. To account for this, our φ circuit has to guess both a state from
amongst those possible in the penultimate clock cycle of the run of C ′ and a suitable
o¯-letter, such that the resulting state is accepting. If such state and o¯-letter do not exist,
the user is notified that for the given sequence of values for the i¯-variables there exists
no satisfying sequence of values for the o¯-variables. It is a circuit very similar to that
for C ′, also containing 2m1+l copies of C. However, since it only needs to be run for
one clock cycle, it is a combinatorial circuit rather than a sequential one.
Finally, we use a very similar circuit for the function τ . It should in each clock
cycle take as input a transition 〈S′, i¯, S〉 of C ′ and a state q¯ ∈ S and generates a state
q¯′ ∈ S′ and an output symbol o¯m such that there is a valid transition in C from q¯ to
q¯′ while reading the letter obtained by combining i¯ with o¯. This is again implemented
by guessing combinations of an appropriate o¯-letter and r¯-state, so τ consists of 2m1+l
copies ofC and some servicing circuitry. The output of τ and also the final output of the
transducer is the sequence of o¯ letters. Notice that it comes in reversed order, compared
to i¯.
4.2 Constructing Transducer as a Composition of Transducers for Sub-formulas
Definition 9. We say that a QFPAbit formula ψ over variables V uniquely determines
a set of variables x¯ as a function of a set of variables y¯, if for any partial valuation
valy¯ : y¯ → Z that only assigns values to the variables of y¯, the set of satisfying
12
valuations of ψ that extend val is non-empty and all of them give all the variables in o¯
the same values.
If the specification formula F on its highest level is a conjunction of sub-formulas
ϕ1, ...ϕk, we can apply the following reasoning. Suppose that there exists o¯′ ⊆ o¯ such
that some ϕj uniquely determines the values of o¯′ as a function of i¯. Now suppose that
val : i¯ ∪ o¯ → Z is a satisfying valuation for F . Then, in particular, it is a satisfiing
valuation for ϕj and it assigns o¯′ the same values as any satisfying valuation of ϕj that
gives the i¯’s the same values as val.
This means that we can build an independent transducer for ϕj and use its output
to fix the values of o¯′ in F , allowing us to build a smaller transducer for the rest of the
variables. Notice that the values that the transducer for ϕj computes for those variables
that have not been proven to be uniquely determined by i¯must be ignored, because their
values need not be satisfying for the rest of F .
In practice, we can use this fact to construct a sequence of transducers with increas-
ing number of i¯ variables and decreasing number of o¯ variables. We scan through the
list of conjuncts of F and whenever we find one, say ϕj , in which some subset of o¯
variables is uniquely determined by the i¯ variables, we build a transducer for it, re-
classify the uniquely determined o¯-variables to i¯-variables in F and repeat the process,
wiring the appropriate outputs of the transducer for ϕj to become the inputs of the next
transducer. If it turns out that in a particular conjunct, all the occurring o¯-variables are
uniquely determined, this whole conjunct can be removed from F .
Notice that for regularly occuring conjuncts of a standard form, like for example
equality assertions involving standard arithmetical operations, we will not have to in-
voke the general transducer-synthesis method described at the beginning of this section.
Instead, we can use potentially more efficient pre-computed circuits loaded from a li-
brary. This can, for example, be applied in the case when the conjunct asserts that an
o¯-variable is a constant multiple of a term that is uniquely determined by the i¯ variables.
The length of the resulting sequence of transducers is at most quadratic in the num-
ber of o¯ variables, which can be seen by inspecting the running time of the trivial algo-
rithm that loops through the cojuncts in an arbitrary fixed order and halts when during
an iteration examining all the conjuncts it can not reclassify any new o¯-variables to
i¯-variables.
Obviously, this optimization is useful only if the specification formula F is in fact
a conjunction containing conjuncts that do have the property of uniquely determining
some of the o¯-variables as a function of the i¯ variables. As discussed in Section 3.1,
before building the specification circuit we first pre-process the input formula, so that
the formula that is eventually used for building the circuit is
G ≡ F ′ ∧ ϕ1 ∧ ... ∧ ϕn
where each of the ϕi has one of the following forms: (i) x = 2kt; (ii) x = c; (iii)
s = x + y; (iv) T1 = T2, where x, y, t, s are variables, c is an integer constant and
T1, T2 are terms built out of variables and bit-vector logical operations. F ′ is a boolean
combination of atoms of similar forms, but at the present time we do not have methods
for investigating variable dependencies in non-atomic formulas.
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On the other hand, for each of the ϕj’s we can exactly determine which o¯-variables
are uniquely determined by the i¯-variables. In case (i), if at least one of the variables
present is an i¯-variable then the other is determied. In case (i), variable x is determined,
and in case (iii), if at least two of the variables are i¯-variables then the last one is de-
termined. In case (iv), since T1 and T2 contain only variables and bit-vector logical
operations, the equality holds exactly if the propositional formulas corresponding to T1
and T2 evaluate to the same boolean value in every clock cycle. Therefore it is enough
to investigate which o¯ variables are uniquely determined by the i¯ variables in the propo-
sitional formula Tˆ1 ↔ Tˆ2, where Tˆ1 and Tˆ2 are propositional formulas obtained from
T1 and T2 by replacing the bit-vector logical operators by standard boolean operators
and treating the QFPAbit variables as propositional variables. Methods how this depen-
dency can be decided are described in [10] and [9].
We demonstrate the usefulness of this optimization technique on an example. Let
us forget for a moment that our language contains an out-of-the-box plus operator and
suppose we would like to synthesize a function for performing addition and outputting
the sequence of carry bits at the same time. It can be specified in QFPAbit as follows.
(s = x⊕¯y⊕¯c) ∧ (c = 2((x∧¯y)∨¯(x∧¯c)∨¯(y∧¯c)))
where x and y are designated as inputs and s and c are outputs representing the sum
and the sequence of carry bits respectively. Clearly, the right-hand conjunct determines
c uniquely, given values for x and y. Our prototype implementation is able to detect
this and builds a transducer which is a composition of two parts - one for the right-
hand conjunct, which computes the value of c given values for x and y, and one for the
left-hand conjunct that computes the value of s given values for x, y and c. Due to this
factorisation, the total number of gates in all the circuits involved is 7.2× smaller than
when we enforce the building of a single monolithic transducer for the whole formula.
To conclude the discussion of this optimization technique, let us look closer at how it
applies to those ϕj’s that are of form x = 2kt. Because of the way how these conjuncts
originate during the pre-processing of the specification formula, often both x and t are
output variables. If after inspecting some other conjuncts we manage to specify one of
them as an input variable, the other is immediately determined by it and we will be able
to remove this conjunct from the formula and construct an efficient transducer for it.
We can summarize this in the following lemma.
Lemma 1. Suppose that the original formula, before pre-processing, contains multi-
plication by a constant c in a context of the form T1[cT ] = T2 such that either all the
o¯-variables occuring in T are uniquely determined by the i¯-variables, or the o¯-variables
of T occur nowhere else in T1 and T2 and the value of a fresh variable x is uniquely
determined in the formula T1[x] = T2. Then the total size of all the circuits of the trans-
ducer obtained by the procedure described in this section will be proportional to the
logarithm of c.
If the conditions on the context of the multiplication described in this lemma do not
hold, we may face constructing circuits whose size is proportional to the value of the
constant 2k.
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5 Conclusion
We have presented an automated synthesis procedure for functions specified in QF-
PAbit and shown that QFPAbit is an adequate language for representing sequential cir-
cuits by providing polynomial-time translations between these two language specifica-
tion paradigms. As a side-result, it follows from out constructions that the satisfiability
problem of QFPAbit is PSPACE-complete.
The described synthesis procedure improves the previous work by two independent
optimizations. We have built a prototype implementation which allowed us to show on
examples that these techniques are working and important.
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